N-Channel Power MOSFET 500 V, 0.52 Ω

Features

- Low ON Resistance
- Low Gate Charge
- ESD Diode-Protected Gate
- 100% Avalanche Tested
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

ABSOLUTE MAXIMUM RATINGS ($T_C = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	NDF	Unit
Drain-to-Source Voltage	V_{DSS}	500	V
Continuous Drain Current, $R_{\theta JC}$ (Note 1)	I _D	12	Α
Continuous Drain Current T _A = 100°C, R _{θJC} (Note 1)	I _D	7.4	Α
Pulsed Drain Current, t _P = 10 μs	I _{DM}	44	Α
Power Dissipation, $R_{\theta JC}$	P_{D}	39	W
Gate-to-Source Voltage	V_{GS}	±30	V
Single Pulse Avalanche Energy, I _D = 10 A	E _{AS}	420	mJ
ESD (HBM) (JESD22-A114)	V _{esd}	4000	V
RMS Isolation Voltage (t = 0.3 sec., R.H. \leq 30%, T _A = 25°C) (Figure 14)	V _{ISO}	4500	V
Peak Diode Recovery (Note 2)	dv/dt	4.5	V/ns
Continuous Source Current (Body Diode)	I _S	12	Α
Maximum Temperature for Soldering Leads	T _L	260	°C
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. Limited by maximum junction temperature
- 2. $I_d \le 10.5 \, \text{Å}$, $di/dt \le 200 \, \text{A/}\mu \text{s}$, $V_{DD} \le BV_{DSS}$, $T_J \le 150 \, ^{\circ}\text{C}$.



ON Semiconductor®

http://onsemi.com

V _{DSS}	R _{DS(ON)} (MAX) @ 4.5 A	
500 V	0.52 Ω	



Location Code

= Year

WW = Work Week

G, H = Pb-Free, Halogen-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

1

THERMAL RESISTANCE

Parameter	Symbol	NDF11N50Z	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	3.2	°C/W
Junction-to-Ambient Steady State (Note 3)	$R_{\theta JA}$	50	

Characteristic	Test Conditions		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	$V_{GS} = 0 \text{ V, } I_D = 1 \text{ mA}$		BV _{DSS}	500			V
Breakdown Voltage Temperature Coefficient	Reference to 25°C, I _D = 1 mA		$\Delta BV_{DSS}/ \Delta T_{J}$		0.6		V/°C
Drain-to-Source Leakage Current	V 500 V V 0 V	25°C	I _{DSS}			1	μΑ
	$V_{DS} = 500 \text{ V}, V_{GS} = 0 \text{ V}$	125°C				50	
Gate-to-Source Forward Leakage	V _{GS} = ±20 V		I _{GSS}			±10	μΑ
ON CHARACTERISTICS (Note 4)							
Static Drain-to-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 4.5 \text{ A}$	A	R _{DS(on)}		0.48	0.52	Ω
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu$	A	V _{GS(th)}	3.0	3.9	4.5	V
Forward Transconductance	V _{DS} = 15 V, I _D = 4.5 A		9 _{FS}		7.7		S
OYNAMIC CHARACTERISTICS							
Input Capacitance (Note 5)	V _{DS} = 25 V, V _{GS} = 0 V, f = 1.0 MHz		C _{iss}	1097	1375	1645	pF
Output Capacitance (Note 5)			C _{oss}	132	166	199	
Reverse Transfer Capacitance (Note 5)			C _{rss}	30	40	50	
Total Gate Charge (Note 5)			Q_g	23	46	69	nC
Gate-to-Source Charge (Note 5)	V _{DD} = 250 V, I _D = 10.5 A, V _{GS} = 10 V		Q _{gs}	4.5	8.7	13	1
Gate-to-Drain ("Miller") Charge (Note 5)			Q _{gd}	12.5	25	37.5	
Plateau Voltage			V _{GP}		6.2		V
Gate Resistance	1		R_{g}		1.4		Ω
RESISTIVE SWITCHING CHARACTERI	STICS						
Turn-On Delay Time			t _{d(on)}		15		ns
Rise Time	V _{DD} = 250 V, I _D = 10.5	A,	t _r		32		
Turn-Off Delay Time	V_{GS} = 10 V, R_{G} = 5 Ω		t _{d(off)}		40		
Fall Time			t _f		23		1
SOURCE-DRAIN DIODE CHARACTER	ISTICS (T _C = 25°C unless oth	erwise not	ed)				
Diode Forward Voltage	I _S = 10.5 A, V _{GS} = 0 \		V _{SD}			1.6	V
Reverse Recovery Time	V _{GS} = 0 V, V _{DD} = 30 V	<i></i>	t _{rr}		310		ns
Reverse Recovery Charge	I _S = 10.5 A, di/dt = 100 A/μs		Q _{rr}		2.5		μC

Insertion mounted
 Pulse Width ≤ 380 μs, Duty Cycle ≤ 2%.
 Guaranteed by design.

TYPICAL CHARACTERISTICS




Figure 6. BV_{DSS} Variation with Temperature

Figure 5. On-Resistance Variation with

Temperature

TYPICAL CHARACTERISTICS




Figure 7. Drain-to-Source Leakage Current versus Voltage

Figure 8. Capacitance Variation




Figure 9. Gate-to-Source Voltage and Drain-to-Source Voltage versus Total Charge




Figure 10. Resistive Switching Time Variation versus Gate Resistance

Figure 11. Diode Forward Voltage versus Current

TYPICAL CHARACTERISTICS




Figure 12. Maximum Rated Forward Biased Safe Operating Area NDF11N50Z




Figure 13. Thermal Impedance (Junction-to-Case) for NDF11N50Z




Figure 14. Isolation Test Diagram

 $\label{lem:made_problem} \mbox{Measurement made between leads and heatsink with all leads shorted together.}$


*For additional mounting information, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ORDERING INFORMATION

Order Number	Package	Shipping
NDF11N50ZG	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail
NDF11N50ZH	TO-220FP (Pb-Free, Halogen-Free)	50 Units / Rail

PACKAGE DIMENSIONS

TO-220FP CASE 221D-03




NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH
- 221D-01 THRU 221D-02 OBSOLETE, NEW STANDARD 221D-03

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.617	0.635	15.67	16.12
В	0.392	0.419	9.96	10.63
C	0.177	0.193	4.50	4.90
D	0.024	0.039	0.60	1.00
F	0.116	0.129	2.95	3.28
G	0.100 BSC		2.54 BSC	
Н	0.118	0.135	3.00	3.43
J	0.018	0.025	0.45	0.63
K	0.503	0.541	12.78	13.73
L	0.048	0.058	1.23	1.47
N	0.200 BSC		5.08 BSC	
Q	0.122	0.138	3.10	3.50
R	0.099	0.117	2.51	2.96
S	0.092	0.113	2.34	2.87
U	0.239	0.271	6.06	6.88

TO-220 FULLPACK, 3-LEAD CASE 221AH

ISSUE D



- 1. DIMENSIONING AND TOLERANCING PER ASME
- Y14.5M, 1994.

 CONTROLLING DIMENSION: MILLIMETERS.
- CONTOUR UNCONTROLLED IN THIS AREA.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH AND GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.13 PER SIDE. THESE DIMENSIONS ARE TO BE MEASURED AT OUTERMOST EXTREME OF THE PLASTIC BODY.

 5. DIMENSION b2 DOES NOT INCLUDE DAMBAR
- PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 2.00.

	MILLIMETERS		
DIM	MIN	MAX	
Α	4.30	4.70	
A1	2.50	2.90	
A2	2.50	2.70	
b	0.54	0.84	
b2	1.10	1.40	
C	0.49	0.79	
D	14.70	15.30	
E	9.70	10.30	
е	2.54 BSC		
H1	6.70	7.10	
L	12.70	14.73	
L1		2.10	
P	3.00	3.40	
Q	2.80	3.20	

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking, ited. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative