


2-bit I²C-bus and SMBus low power I/O port with interrupt and reset

Features

- → Operation power supply voltage from 2.3V to 5.5V
- → 2-bit I²C-bus GPIO with interrupt and reset
- → 5V tolerant I/Os
- → Active Low interrupt output
- → Active Low reset input
- → Polarity inversion register
- → Low current consumption
- → 0Hz to 1MHz clock frequency
- → Noise filter on SCL/SDA inputs
- → Power-on reset
- → ESD protection (4KV HBM and 1KV CDM)
- → Package offered: UQFN 1.6x1.6-8

Pin Configuration



Description

The PI4IOE5V9521 provides 2 bits of General Purpose parallel Input/Output (GPIO) expansion for I²C-bus/ SMBus applications. It includes the features such as higher driving capability, 5V tolerance, lower power supply, individual I/O configuration, and smaller packaging. It provides a simple solution when additional I/O is needed for ACPI power switches, sensors, push buttons, LEDs, fans, etc.

The PI4IOE5V9521 consists of a 2-bit configuration register to configure the I/Os as either inputs or outputs, and a 2-bit polarity register to change the polarity of the input port register data. The data for each input or output is kept in the corresponding Input port or Output port register. All registers can be read by the system master.

The PI4IOE5V9521 open-drain interrupt output (INT) is activated when any input state is differed from its corresponding Input Port register and is used to indicate the system master that an input state has changed.

The power-on reset sets the registers to their default values and initializes the device state machine. The Reset pin (\overline{Reset}) causes the same reset/initialization to occur without de-powering the device.

2016-02-0002 PT0564-1 03/29/16 1




Pin Description

Table 1. Pin description

Pin	Name	Туре	Description				
1	Р0	I/O	Input/Output 0				
2	P1	I/O	Input/Output1				
3	GND	G	Supply ground				
4	RESET	I	Reset pin				
5	INT	О	Interrupt output (open-drain)				
6	SCL	I	Serial clock line				
7	SDA	I/O	Serial data line				
8	VCC	P	Power supply				

^{*} I = Input; O = Output; P = Power; G = Ground







Maximum Ratings

Power supply	0.5V to +6.0V
Voltage on an I/O pin	GND-0.5V to +6.0V
Input current	±20mA
Output current on an I/O pin	±50mA
Supply current	40mA
Ground supply current	50mA
Total power dissipation	
Operation temperature	-40~85°C
Storage temperature	65~150°C
Maximum Junction temperature, T j(max)	125°C

Note

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Static characteristics

VCC = 2.3 V to 5.5 V; GND = 0 V; Tamb = -40 $^{\circ}$ C to +85 $^{\circ}$ C; unless otherwise specified.

Table 2: Static characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Power sup	oply					
VCC	Supply voltage		2.3	-	5.5	V
I_{CC}	Supply current	Operating mode; VCC = 5.5 V; no load; fSCL= 100 kHz	-	104	175	μΑ
ī	Standby current	Standby mode; VCC = 5.5 V; no load; VI = GND; fSCL= 0 kHz; I/O = inputs	-	0.25	1	μΑ
I _{stb} Standby current		Standby mode; VCC = 5.5 V; no load; VI = VCC; fSCL= 0 kHz; I/O = inputs		0.25	1	μΑ
V_{POR}	Power-on reset voltage ^[1]		-	1.16	1.41	V
Input SCI	L, input/output SDA					
$V_{1\!L}$	Low level input voltage		-0.5	-	+0.3VCC	V
$V_{ m IH}$	High level input voltage		0.7VCC	-	5.5	V
I_{OL}	Low level output current	$V_{OL}=0.4V$	20	-	-	mA
$I_{\rm L}$	Leakage current	$V_I = VCC = GND$	-1	=	1	μΑ
C _i	Input capacitance	$V_{I} = GND$	-	5	10	pF






Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I/Os			•	•		
VIL	Low level input voltage		-0.5	-	+0.81	V
VIH	High level input voltage		+1.8	-	5.5	V
		$VCC = 2.3 \text{ V}; V_{OL} = 0.5 \text{ V}^{[2]}$	8	10	-	mA
		$VCC = 2.3 \text{ V}; V_{OL} = 0.7 \text{ V}^{[2]}$	10	13	-	mA
T	Y 1 1 1	$VCC = 3.0 \text{ V}; V_{OL} = 0.5 \text{ V}^{[2]}$	8	14	-	mA
I_{OL}	Low level output current	$VCC = 3.0 \text{ V}; V_{OL} = 0.7 \text{ V}^{[2]}$	10	19	-	mA
		$VCC = 4.5 \text{ V}; V_{OL} = 0.5 \text{ V}^{[2]}$	8	17	-	mA
		$VCC = 4.5 \text{ V}; V_{OL} = 0.7 \text{ V}^{[2]}$		24	-	mA
		$I_{OH} = -8 \text{mA}; \text{ VCC} = 2.3 V^{[3]}$	1.8	-	-	V
		$I_{OH} = -10 \text{mA}; \text{ VCC} = 2.3 \text{V}^{[3]}$	1.7	-	-	V
***		$I_{OH} = -8 \text{mA}; \text{ VCC} = 3.0 \text{V}^{[3]}$	2.6	-	-	V
$V_{ m OH}$	High level output voltage	$I_{OH} = -10 \text{mA}; \text{ VCC} = 3.0 \text{V}^{[3]}$	2.5	-	-	V
	V _{OH} High level output voltage	$I_{OH} = -8 \text{mA}; \text{ VCC} = 4.75 \text{V}^{[3]}$	4.1	-	-	V
		$I_{OH} = -10 \text{mA}; \text{ VCC} = 4.75 \text{V}^{[3]}$	4.0	-	-	V
I_L	Input leakage current	$VCC = 3.6V; V_I = VCC = GND$	-1	-	1	μΑ
C_{i}	Input capacitance		-	3.7	10	pF
Interrupt	INT		-			
I_{OL}	Low level output current	$V_{OL} = 0.4V$	3	13	-	mA
I_{OH}	High level output current	$V_{OL} = 0.4V$	-1		+1	uA
Reset RE	SET		•	•	•	
$V_{\rm IL}$	Low level input voltage		-0.5	-	+0.81	V
V_{IH}	High level input voltage		+1.8	-	5.5	V
I_L	Input leakage current	$V_I = VCC = GND$	-1		1	μΑ
	ı			I.	L	

Note:

[1]: VCC must be lowered to 0.2 V for at least 5 us in order to reset part.

[2]: Each I/O must be externally limited to a maximum of 25 mA and the device must be limited to a maximum current of 50 mA.

[3]: The total current sourced by all I/Os must be limited to 40 mA.





Dynamic characteristics

Table 3: Dynamic characteristics

Symbol	Parameter	Conditions		rd mode C		mode C	Fast mode Plus I ² C		Unit
Symbol	Turumeer	Conditions	Min	Max	Min	Max	Min	Max	
f_{SCL}	SCL clock frequency		0	100	0	400	0	1000	kHz
$t_{ m BUF}$	Bus free time between a STOP and START condition		4.7	-	1.3	-	0.5	-	μs
t _{HD;STA}	Hold time (repeated) START condition		4.0	-	0.6	-	0.26	-	μs
t _{SU;STA}	Set-up time for a repeated START condition		4.7	-	0.6	-	0.26	-	μs
$t_{\mathrm{SU;STO}}$	Set-up time for STOP condition		4.0	-	0.6	-	0.26	-	μs
t _{VD;ACK} ^[1]	Data valid acknowledge time		-	3.45	-	0.9	-	0.45	μs
t _{HD;DAT} ^[2]	Data hold time		0	-	0	-	0	-	ns
t _{VD;DAT}	Data valid time		-	3.45	-	0.9	-	0.45	us
$t_{SU;DAT}$	Data set-up time		250	-	100	-	50	-	ns
t_{LOW}	LOW period of the SCL clock		4.7	-	1.3	-	0.5	-	μs
t _{HIGH}	HIGH period of the SCL clock		4.0	-	0.6	-	0.26	-	μs
t_{f}	Fall time of both SDA and SCL signals		-	300	-	300	-	120	ns
$t_{\rm r}$	Rise time of both SDA and SCL signals		-	1000	-	300	-	120	ns
t_{SP}	Pulse width of spikes that must be suppressed by the input filter		-	50	-	50		50	ns
Port timin	g								
$t_{v(Q)}$	Data output valid time ^[3]		-	200	-	200	-	200	ns
t _{su(D)}	Data input set-up time		100	-	100	-	100	-	ns
t _{h(D)}	Data input hold time		1	-	1	-	1	-	μs
Interrupt	timing								
t _{v(INT)}	Valid time on pin INT		-	4	-	4	-	4	μs
t _{rst(INT)}	Reset time on pin INT		-	4	-	4	-	4	μs



2-bit I²C-bus and SMBus low power I/O port with interrupt and reset

Symbol	Parameter	Conditions -	Standard mode I ² C		Fast mode I ² C		Fast mode Plus I ² C		Unit	
Symbol	i arametei	Conditions	Min	Max	Min	Max	Min	Max		
Reset timing										
$t_{w(rst)}$	Reset pulse width		25	-	25	-	25	-	ns	
$t_{rec(rst)}$	t _{rec(rst)} Reset recovery time ^[4]		0	-	0	-	0	-	ns	
t _{rst}	Reset time		1	=	1	1	1	1	us	

Note:

- [1]: $t_{VD;ACK}$ = time for acknowledgement signal from SCL LOW to SDA (out) LOW.
- [2]: $t_{VD;DAT}$ = minimum time for SDA data out to be valid following SCL LOW.
- [3]: $t_{v(O)}$ measured from 0.7VCC on SCL to 50% I/O output.
- [4]: To reset the device while actively communicating on the bus may cause glitches or errant STOP conditions. Upon reset, the full delay will be the sum of t_{rst} and RC time constant of SDA bus.





Figure 2: Timing diagram for INT timing and Port timing



PI4IOE5V9521 Block Diagram



Details Description

a. Device address

Table 4: Device address

	b7(MSB)	b6	b5	b4	b3	b2	b1	b0
Address Byte	1	0	0	1	0	0	1	R/W

Note: Read "1", Write "0"

b. Registers

i. Command byte

The command byte is the first byte to follow the address byte during a write transmission. It is used as a pointer to determine which of the following registers will be written or read.

Table 5: Command byte

Command	Register
0	Input port register
1	Output port register
2	Polarity inversion register
3	Configuration register



ii. Register 0: Input Port register

This register is a read-only port. It reflects the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by Register 2. Writes to this register have no effect.

The default value 'X' is determined by the externally applied logic level.

Table 6: Register 0 – Description of Input Port register bit

Bit	7	6	5	4	3	2	1	0
Symbol	I7	I6	I5	I4	I3	I2	I1	10
Default	1	1	1	1	1	1	X	X

iii. Register 1: Output Port register

This register is an output-only port. It reflects the outgoing logic levels of the pins defined as outputs by Registers 3. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Table 7: Register 1 – Description of Output Port register bit

Bit	7	6	5	4	3	2	1	0
Symbol	O7	O6	O5	O4	О3	O2	O1	O0
Default	1	1	1	1	1	1	1	1

iv. Register 2: Polarity Inversion register

This register allows the user to invert the polarity of the Input port register data. If a bit in this register is set (written with '1'), the Input port data polarity is inverted. If a bit in this register is cleared (written with a '0'), the Input port data polarity is retained.

Table 8: Register 2 – Description of Polarity Inversion register bit

Bit	7	6	5	4	3	2	1	0
Symbol	N7	N6	N5	N4	N3	N2	N1	N0
Default	0	0	0	0	0	0	0	0

v. Register 3: Configuration register

This register configures the directions of the I/O pins. If a bit in this register is set (written with '1'), the corresponding port pin is enabled as an input with high-impedance output driver. If a bit in this register is cleared (written with '0'), the corresponding port pin is enabled as an output. At reset, the IOs are configured as inputs.

Table 9: Register 3 – Description of Configuration register bit

Bit	7	6	5	4	3	2	1	0
Symbol	C7	C6	C5	C4	C3	C2	C1	C0
Default	1	1	1	1	1	1	1	1



c. Power-on reset

When power is applied to VCC, an internal power-on reset holds the PI4IOE5V9521 in a reset condition until VCC has reached V_{POR} . At that point, the reset condition is released and the PI4IOE5V9521 registers and SMBus state machine will initialize to their default states. Thereafter, VCC must be lowered below 0.2 V to reset the device. For a power reset cycle, VCC must be lowered below 0.2 V and then restored to the operating voltage.

d. Interrupt output (INT)

The open-drain interrupt output (\overline{INT}) is activated when one of the port pins changes state and the pin is configured as an input. The interrupt is de-activated when the input returns to its previous state or the Input Port register is read.

Note that changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the input Port register.


e. RESET input

A reset can be accomplished by holding the RESET pin LOW for a minimum of $t_{w(rst)}$. The PI4IOE5V9521 registers and I^2 C-bus state machine will be held in their default state until the RESET input is once again HIGH.

f. I/O port

When an I/O is configured as an input, FETs Q1 and Q2 are off, creating a high-impedance input. The input voltage may be raised above VCC to a maximum of 5.5 V.


If the I/O is configured as an output, then either Q1 or Q2 is on, depending on the state of the Output Port register. Care should be exercised if an external voltage is applied to an I/O configured as an output because of the low-impedance path that exists between the pin and either VCC or GND.







g. Bus Transaction

Data is transmitted to the PI4IOE5V9521 using the Write mode as shown in Figure 5 and Figure 6. Data is read from the PI4IOE5V9521 using the read mode as shown in Figure 7 and Figure 8. These devices do not implement an auto-increment function, so once a command byte has been sent, the register which was addressed will continue to be accessed by reads until a new command byte has been sent.









2016-02-0002 PT0564-1 03/29/16





Application design-in information






Minimizing ICC when the I/Os are used to control LEDS

When the I/Os are used to control LEDs, they are normally connected to VCC through a resistor as shown in Figure 10. Since the LED acts as a diode, when the LED is off the I/O $V_{\rm I}$ is about 1.2 V less than VCC. The supply current, ICC, increases as $V_{\rm I}$ becomes lower than VCC.

Designs need minimize current consumption, such as battery power applications, should consider maintaining the I/O pins greater than or equal to VCC when the LED is off. Figure 10 shows a high value resistor in parallel with the LED. Figure 11 shows VCC less than the LED supply voltage by at least 1.2 V. Both of these methods maintain the I/O $V_{\rm I}$ at or above VCC and prevent additional supply current consumption when the LED is off.






Mechanical Information

UQFN-8 (XT)

Figure 12. Package outline UQFN-8 (XT)



Ordering Information

Part No.	Package Code	Package
PI4IOE5V9521XTEX	XT	8-pin UQFN 1.6x1.6, Tape & Reel

Note:

- E = Pb-free and Green
- Adding X Suffix= Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

Pericom reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom.

2016-02-0002 PT0564-1 03/29/16